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1. General  description
The CBTD3384 provides ten bits of high-speed TTL-compatible bus switching. The low 
ON resistance of the switch allows connections to be made with minimal propagation 
delay.
The CBTD3384 device is organized as two 5-bit bus switches with two separate output 
enable (1OE, 2OE) inputs. When nOE is LOW, the switch is on and port A is connected to 
the B port. When nOE is HIGH, each switch is disabled.
The CBTD3384 is characterized for operation from 40 C  to +85 C.
2.  Features and benefits
 Designed to be used in 5 V to 3.3 V level shifting applications with internal diode
 5  switch connection between two ports
 TTL-compatible control input levels
 Multiple package options
 Latch-up protection exceeds 100 mA per JESD78
 ESD protection:
 HBM JESD22-A114E exceeds 2000 V
 CDM JESD22-C101C exceeds 1000 V
3. Ordering  information
 
[1] Also known as QSOP24 package
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Table 1. Ordering information
Type number Package
Temperature range Name Description Version
CBTD3384D 40 C to +85 C SO24 plastic small outline package; 24 leads; body width 7.5 mm SOT137-1
CBTD3384DB 40 C to +85 C SSOP24 plastic shrink small outline package; 24 leads; 
body width 5.3 mm
SOT340-1
CBTD3384DK 40 C to +85 C SSOP24[1] plastic shrink small outline package; 24 leads; 
body width 3.9 mm; lead pitch 0.635 mm
SOT556-1
CBTD3384PW 40 C to +85 C TSSOP24 plastic thin shrink small outline package; 24 leads; 
body width 4.4 mm
SOT355-1CBTD3384 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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4. Functional  diagram
 
5. Pinning  information
5.1 Pinning
 
Fig 1. Logic diagram
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Fig 2. Pin configuration for SO24 (SOT137-1) Fig 3. Pin configuration for SSOP24 (SOT340-1) and 
TSSOP24 (SOT355-1)
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5.2 Pin description
 
6. Functional  description
 
[1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.
Fig 4. Pin configuration for SSOP24 (SOT556-1)
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Table 2. Pin description
Symbol Pin Description
1OE, 2OE 1, 13 output enable input (active LOW)
1A1 to 1A5 3, 4, 7, 8, 11 data input/output (A port)
2A1 to 2A5 14, 17, 18, 21, 22 data input/output (A port)
1B1 to 1B5 2, 5, 6, 9, 10 data input/output (B port)
2B1 to 2B5 15, 16, 19, 20, 23 data input/output (B port)
GND 12 ground (0 V)
VCC 24 positive supply voltage
Table 3. Function selection[1]
Input Input/output
1OE 2OE 1An, 1Bn 2An, 2Bn
L L 1An = 1Bn 2An = 2Bn
L H 1An = 1Bn Z
HLZ2 A n  =  2 B n
HHZZCBTD3384 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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7. Limiting  values
 
[1] Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the 
device at these or any other conditions beyond those indicated under Section 8. is not implied. Exposure to absolute-maximum-rated 
conditions for extended periods may affect device reliability.
[2] The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
8.  Recommended operating conditions
 
9. Static  characteristics
 
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).[1]
Tamb = 40 C to +85 C, unless otherwise specified.
Symbol Parameter Conditions Min Max Unit
VCC supply voltage 0.5 +7.0 V
VI input voltage [2] 0.5 +7.0 V
IO output current VO <0V - 128 mA
IIK input clamping current VI/O =0V 50 - mA
Tstg storage temperature 65 +150 C
Table 5. Operating conditions
All unused control inputs of the device must be held at VCC or GND to ensure proper device operation.
Symbol Parameter Conditions Min Typ Max Unit
VCC supply voltage 4.5 - 5.5 V
VIH HIGH-level input voltage 2.0 - - V
VIL LOW-level input voltage - - 0.8 V
Tamb ambient temperature operating in free air 40 - +85 C
Table 6. Static characteristics
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Tamb = 40 C to +85 C Unit
Min Typ[1] Max
VIK input clamping voltage VCC =4 . 5V ;  I I = 18 mA - - 1.2 V
II input leakage current VCC =5 . 5V ;  V I = GND or 5.5 V - - 1 A
ICC supply current VCC =5 . 5V ;  I O =0m A ;  
VI =V CC or GND
-- 1 . 5 m A
ICC additional supply current per input pin; VCC = 5.5 V; one input 
at 3.4 V, other inputs at VCC or GND
[2] -- 2 . 5 m A
Vpass pass voltage see Figure 5 to Figure 9 --- V
CI input capacitance control pins; VI = 3 V or 0 V - 3.2 - pF
Cio(off) off-state input/output 
capacitance
port off; VI = 3 V or 0 V; nOE =V CC -6 . 0- p FCBTD3384 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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[1] All typical values are at VCC =5V ,  T amb =2 5C.
[2] This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.
[3] Measured by the voltage drop between the nAn and the nBn terminals at the indicated current through the switch. ON resistance is 
determined by the lowest voltage of the two (nAn or nBn) terminals.
9.1 Typical pass voltage graphs
 
RON ON resistance VCC =4 . 5V ;  V I =0V ;  I I =6 4m A [3] -57 
VCC =4 . 5V ;  V I =0V ;  I I =3 0m A [3] -57 
VCC =4 . 5V ;  V I =2 . 4V ;  I I = 15 mA [3] -1 7 5 0 
Table 6. Static characteristics …continued
Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Tamb = 40 C to +85 C Unit
Min Typ[1] Max
(1) ISW = 100 A
(2) ISW = 6 mA
(3) ISW =12 mA
(4) ISW = 24 mA
(1) ISW = 100 A
(2) ISW = 6 mA
(3) ISW =12 mA
(4) ISW = 24 mA
Fig 5. Pass voltage versus supply voltage; 
Tamb =8 5C (typical)
Fig 6. Pass voltage versus supply voltage; 
Tamb =7 0C (typical)
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(1) ISW = 100 A
(2) ISW = 6 mA
(3) ISW =12 mA
(4) ISW = 24 mA
(1) ISW = 100 A
(2) ISW = 6 mA
(3) ISW =12 mA
(4) ISW = 24 mA
Fig 7. Pass voltage versus supply voltage; 
Tamb =2 5C (typical)
Fig 8. Pass voltage versus supply voltage; 
Tamb =0C (typical)
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Fig 9. Pass voltage versus supply voltage; Tamb = 40 C (typical)
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10. Dynamic characteristics
 
[1] The propagation delay is the calculated RC time constant of the typical ON resistance of the switch and the specified load capacitance, 
when driven by an ideal voltage source (zero output impedance).
[2] tpd is the same as tPLH and tPHL.
ten is the same as tPZL and tPZH.
tdis is the same as tPLZ and tPHZ.
11. Waveforms
 
Table 7. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 12.
Symbol Parameter Conditions Tamb = 40 C to +85 C Unit
Min Typ Max
tpd propagation delay nAn, nBn to nBn, nAn; see Figure 10 [1][2]
VCC = 5.0 V  0.5 V - - 0.25 ns
ten enable time nOE to nAn or nBn; see Figure 11 [2]
VCC = 5.0 V  0.5 V 1.2 4.3 7.0 ns
tdis disable time nOE to nAn or nBn; see Figure 11 [2]
VCC = 5.0 V  0.5 V 1.7 3.0 5.3 ns
Measurement points are given in Table 8.
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.
Fig 10. The data input (nAn, nBn) to output (nBn, nAn) propagation delay times
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Measurement points are given in Table 8.
Logic levels: VOL and VOH are typical output voltage levels that occur with the output load.
Fig 11. Enable and disable times
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Table 8. Measurement points
Supply voltage Input Output
VCC VI VM VM VX VY
VCC = 5.0 V  0.5 V GND to 3.0 V 1.5 V 1.5 V VOL + 0.3 V VOH  0.3 VCBTD3384 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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12. Test information
 
 
Test data is given in Table 9.
All input pulses are supplied by generators having the following characteristics: PRR  10 MHz; Zo =5 0.
The outputs are measured one at a time with one transition per measurement.
Definitions for test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
VEXT = External voltage for measuring switching times.
Fig 12. Test circuit for measuring switching times
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Table 9. Test data
Supply voltage Input Load VEXT
VI tr, tf CL RL tPLH, tPHL tPLZ, tPZL tPHZ, tPZH
VCC = 5.0 V  0.5 V GND to 3.0 V  2.5 ns 50 pF 500  open 7.0 V openCBTD3384 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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13. Package outline
 
Fig 13. Package outline SOT137-1 (SO24)
UNIT
A
max. A1 A2 A3 bp cD (1) E(1) (1) eH E LL p Q Z y w v θ
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PROJECTION ISSUE DATE
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0.49
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DIMENSIONS (inch dimensions are derived from the original mm dimensions)
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.  
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SO24: plastic small outline package; 24 leads; body width 7.5 mm SOT137-1
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Fig 14. Package outline SOT340-1 (SSOP24)
UNIT A1 A2 A3 bp cD (1) E(1) (1) eH E LL p QZ y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA 
mm 0.21
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8.4
8.0
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5.2
0.65 1.25
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7.6
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0.8
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o
o 0.13 0.1 0.2
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.2 mm maximum per side are not included. 
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Fig 15. Package outline SOT556-1 (SSOP24)
UNIT A1 A2 A3 HE Lp bp cD (1) E(1) Z(1) eL y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm 0.25
0.10
1.55
1.40 0.25
0.31
0.20
0.25
0.18
8.8
8.6
4.0
3.8 0.635 1
6.2
5.8
0.89
0.41
1.05
0.66
8
0
o
o
8
0
o
o
0.18 0.25 0.1
DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)
Note
1. Plastic or metal protrusions of 0.2 mm (0.008 inch) maximum per side are not included. 
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Fig 16. Package outline SOT355-1 (TSSOP24)
UNIT A1 A2 A3 bp cD (1) E(2) (1) eH E LL p QZ y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm 0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
7.9
7.7
4.5
4.3
0.65
6.6
6.2
0.4
0.3
8
0
o
o 0.13 0.1 0.2 1
DIMENSIONS (mm are the original dimensions) 
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
0.75
0.50
 SOT355-1  MO-153
99-12-27
03-02-19
0.25
0.5
0.2
w M
bp
Z
e
11 2
24 13
pin 1 index
θ
A A1
A2
Lp
Q
detail X
L
(A  ) 3
HE
E
c
v M A
X
A D
y
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TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm SOT355-1
A
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14. Abbreviations
 
15. Revision history
 
Table 10. Abbreviations
Acronym Description
CDM Charged Device Model
ESD ElectroStatic Discharge
HBM Human Body Model
PRR Pulse Rate Repetition
TTL Transistor-Transistor Logic
Table 11. Revision history
Document ID Release date Data sheet status Change notice Supersedes
CBTD3384 v.8 20121212 Product data sheet - CBT3384 v.7
Modifications: • Table 1: changed +125 °C into +85 °C (errata).
CBTD3384 v.7 20121119 Product data sheet - CBT3384 v.6
Modifications: • Table 1: changed +85 °C into +125 °C (errata).
CBTD3384 v.6 20111121 Product data sheet - CBTD3384 v.5
Modifications: • Legal pages updated.
CBTD3384 v.5 20101119 Product data sheet - CBTD3384 v.4
CBTD3384 v.4 20011220 Product specification CBTD3384 v.3
CBTD3384 v.3 20000830 Product specification - CBTD3384 v.2
CBTD3384 v.2 20000830 Product specification - -CBTD3384 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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16. Legal information
16.1 Data  sheet  status
 
[1] Please consult the most recently issued document before initiating or completing a design. 
[2] The term ‘short data sheet’ is explained in section “Definitions”. 
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status 
information is available on the Internet at URL http://www.nxp.com. 
16.2 Definitions
Draft — The document is a draft version only. The content is still under 
internal review and subject to formal approval, which may result in 
modifications or additions. NXP Semiconductors does not give any 
representations or warranties as to the accuracy or completeness of 
information included herein and shall have no liability for the consequences of 
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet 
with the same product type number(s) and title. A short data sheet is intended 
for quick reference only and should not be relied upon to contain detailed and 
full information. For detailed and full information see the relevant full data 
sheet, which is available on request via the local NXP Semiconductors sales 
office. In case of any inconsistency or conflict with the short data sheet, the 
full data sheet shall prevail.
Product specification — The information and data provided in a Product 
data sheet shall define the specification of the product as agreed between 
NXP Semiconductors and its customer, unless NXP Semiconductors and 
customer have explicitly agreed otherwise in writing. In no event however, 
shall an agreement be valid in which the NXP Semiconductors product is 
deemed to offer functions and qualities beyond those described in the 
Product data sheet.
16.3 Disclaimers
Limited warranty and liability — Information in this document is believed to 
be accurate and reliable. However, NXP Semiconductors does not give any 
representations or warranties, expressed or implied, as to the accuracy or 
completeness of such information and shall have no liability for the 
consequences of use of such information. NXP Semiconductors takes no 
responsibility for the content in this document if provided by an information 
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental, 
punitive, special or consequential damages (including - without limitation - lost 
profits, lost savings, business interruption, costs related to the removal or 
replacement of any products or rework charges) whether or not such 
damages are based on tort (including negligence), warranty, breach of 
contract or any other legal theory. 
Notwithstanding any damages that customer might incur for any reason 
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards 
customer for the products described herein shall be limited in accordance 
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make 
changes to information published in this document, including without 
limitation specifications and product descriptions, at any time and without 
notice. This document supersedes and replaces all information supplied prior 
to the publication hereof.
Suitability for use — NXP Semiconductors products are not designed, 
authorized or warranted to be suitable for use in life support, life-critical or 
safety-critical systems or equipment, nor in applications where failure or 
malfunction of an NXP Semiconductors product can reasonably be expected 
to result in personal injury, death or severe property or environmental 
damage. NXP Semiconductors and its suppliers accept no liability for 
inclusion and/or use of NXP Semiconductors products in such equipment or 
applications and therefore such inclusion and/or use is at the customer’s own 
risk.
Applications — Applications that are described herein for any of these 
products are for illustrative purposes only. NXP Semiconductors makes no 
representation or warranty that such applications will be suitable for the 
specified use without further testing or modification. 
Customers are responsible for the design and operation of their applications 
and products using NXP Semiconductors products, and NXP Semiconductors 
accepts no liability for any assistance with applications or customer product 
design. It is customer’s sole responsibility to determine whether the NXP 
Semiconductors product is suitable and fit for the customer’s applications and 
products planned, as well as for the planned application and use of 
customer’s third party customer(s). Customers should provide appropriate 
design and operating safeguards to minimize the risks associated with their 
applications and products. 
NXP Semiconductors does not accept any liability related to any default, 
damage, costs or problem which is based on any weakness or default in the 
customer’s applications or products, or the application or use by customer’s 
third party customer(s). Customer is responsible for doing all necessary 
testing for the customer’s applications and products using NXP 
Semiconductors products in order to avoid a default of the applications and 
the products or of the application or use by customer’s third party 
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in 
the Absolute Maximum Ratings System of IEC 60134) will cause permanent 
damage to the device. Limiting values are stress ratings only and (proper) 
operation of the device at these or any other conditions above those given in 
the Recommended operating conditions section (if present) or the 
Characteristics sections of this document is not warranted. Constant or 
repeated exposure to limiting values will permanently and irreversibly affect 
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors 
products are sold subject to the general terms and conditions of commercial 
sale, as published at http://www.nxp.com/profile/terms, unless otherwise 
agreed in a valid written individual agreement. In case an individual 
agreement is concluded only the terms and conditions of the respective 
agreement shall apply. NXP Semiconductors hereby expressly objects to 
applying the customer’s general terms and conditions with regard to the 
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or 
construed as an offer to sell products that is open for acceptance or the grant, 
conveyance or implication of any license under any copyrights, patents or 
other industrial or intellectual property rights.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development. 
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. 
Product [short] data sheet Production This document contains the product specification. CBTD3384 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Export control — This document as well as the item(s) described herein 
may be subject to export control regulations. Export might require a prior 
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly 
states that this specific NXP Semiconductors product is automotive qualified, 
the product is not suitable for automotive use. It is neither qualified nor tested 
in accordance with automotive testing or application requirements. NXP 
Semiconductors accepts no liability for inclusion and/or use of 
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in 
automotive applications to automotive specifications and standards, customer 
(a) shall use the product without NXP Semiconductors’ warranty of the 
product for such automotive applications, use and specifications, and (b) 
whenever customer uses the product for automotive applications beyond 
NXP Semiconductors’ specifications such use shall be solely at customer’s 
own risk, and (c) customer fully indemnifies NXP Semiconductors for any 
liability, damages or failed product claims resulting from customer design and 
use of the product for automotive applications beyond NXP Semiconductors’ 
standard warranty and NXP Semiconductors’ product specifications.
Translations — A non-English (translated) version of a document is for 
reference only. The English version shall prevail in case of any discrepancy 
between the translated and English versions.
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks 
are the property of their respective owners.
17. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.comNXP Semiconductors CBTD3384
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© NXP B.V. 2012. All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 12 December 2012
Document identifier: CBTD3384
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’. 
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